Posts

Showing posts from December, 2020

ixia

Image
  1.1.         Testbed 1.1.1.       Physical topology 1.1.1.       LAG and Mc-ae connection between access switches and qfx5k 1.1.1.       Logical topology 1.1.1.1.     OSPF routing instance 1.1.1.1.     BGP routing instance 1.1.         Tests details Find here a summary of generic tests planned for this automation. These tests are based on MCLAG architecture built with Juniper Qfx-5100 DC switches only (they don’t concerns other technologies as Cisco or Arista or other design – IP Fabric for example) .     Action Expectation MCLAG configuration   Create MCLAG MCLAG is configured correctly, ICCP and ICL_PL statuses are consistent   Add link inside LAG MCLAG traffic pass from 1 * xG...